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Abstract—Winding parasitic capacitance is a major factor lim-
iting the bandwidth of an inductor. In this paper, 1) the traditional,
2) the alternating, and 3) the partial alternating winding methods
are evaluated for the multilayer printed spiral winding inductors
for megahertz operations. The self-capacitances of various winding
structures are estimated by the summation of parasitic capacitance
among the turns of a winding. The electric field energy distributions
in the inductors are derived from the voltage profiles to illustrate
the relative magnitudes of winding parasitic capacitances. The re-
sults show that parasitic capacitance reduction can be achieved by
reducing stored electric field energy. The partial alternating wind-
ing method is found to have the widest frequency bandwidth with
reduced number of through-hole vias for multilayer printed spiral
winding design. The theoretical analysis has been confirmed with
practical measurements. The results provide useful information for
the optimal design of coreless or core-based high-frequency planar
magnetics.
Index Terms—Planar magnetic device, printed circuit board in-
ductors, spiral winding.
I. INTRODUCTION
LOW PROFILE and high compactness are attractive fea-tures for power converters in applications such as planar
LCD monitors, laptop computers, and iPads in which slim prod-
uct designs and light weight are critical. In general, the size of
passive components of a converter is reduced as frequency in-
creases. Present switching converters typically operate at the
frequency range of 100–500 kHz. Megahertz operation (e.g.,
up to 10 MHz and beyond) can further reduce the size of the
transformers and inductors [1]–[4]. However, the parasitic ca-
pacitance of the inductor winding is a limiting factor for band-
width of the switching operation. Together with the equivalent
series resistance (ESR), it deteriorates the quality of inductor
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at high frequency. In addition, this parasitic capacitance pro-
vides an undesired conducting path to the high-frequency sig-
nals and noise and therefore reduces the effectiveness of elec-
tromagnetic compatibility filters. Thus, any practical inductor
design suitable for megahertz should have very small parasitic
capacitance.
The development of planar magnetics has sparked off a new
research direction in developing high power density and very
low profile power converters [5]–[10]. With the use of printed
circuit board (PCB) windings, the cost of the traditional man-
ual winding process can be eliminated. Unlike traditional core-
based magnetic components that have a limited selection of wire
sizes and core shapes, the printed windings offer the flexibility
of winding geometry, shape, size, and even individual turns con-
figuration. The advantages of the coreless planar transformers
and inductors [5], [6] have been confirmed by researchers from
Philips Research Center [29]. Multilayer coupled stacked wind-
ings have been introduced to maximize the inductance in a lim-
ited area [11], [12] for very low power solid state circuits. The
relatively large intrawinding capacitance between two winding
layers has been identified for such structures for limiting the
self-resonant frequency (SRF) of the device and therefore the
operating frequency bandwidth.
For a given PCB winding, the parasitic capacitance depends
on the dielectric constant, thickness of the dielectric laminate,
and voltage distribution over the winding. Methods for exam-
ining the parasitic capacitance through the electric field energy
distribution along the winding have been addressed in [13]–[16].
The effects of parasitic capacitance through reorganizing the
turn-to-turn configurations can be found in [26]. In order to re-
duce the parasitic capacitance, an alternating winding method
has been introduced in high frequency planar magnetic de-
sign [17], [18] to partially cancel the electric field strength
between alternating turns. However, alternating all the wind-
ings through the PCB substrate requires special treatment on
the PCB such as many via holes for linking individual turns in
series. Such winding structure increases both winding resistance
and the manufacturing cost.
This study investigates the feasibility of the new partial al-
ternating winding method that combines the traditional and al-
ternating winding arrangements for a multilayer configuration
with reduced number of connection layers and via holes. The av-
eraged voltage profile and stored electrical field energy on each
layer are evaluated. A systematic way to find the optimal num-
ber of alternating turns to obtain the widest operating frequency
bandwidth is included. Finally, the influence of the nearby fer-
romagnetic components such as electromagnetic (EM) shields
is discussed.
0885-8993/$26.00 © 2010 IEEE
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Fig. 1. 3-D view and equivalent lumped circuit model of a printed spiral
winding inductor. (a) 3-D view of a printed spiral winding inductor. (b) High-
frequency small inductor lumped circuit model.
Fig. 2. Cross-sectional view of the winding in the half R–Z plane showing
the coupling paths of four metallic tracks between a dielectric laminate without
electromagnetic shields.
II. SELF-CAPACITANCE OF PRINTED SPIRAL
WINDING INDUCTOR
Fig. 1 shows a 3-D view of the physical structure and the
equivalent lumped circuit model of a double-layer printed spiral
winding inductor. When a voltage is applied across the inductor,
the voltage gradient in the winding causes an electric field,
which in turn creates a capacitive effect between two adjacent
conductors. Such capacitive coupling leads to increased self-
capacitance of the inductor, which has adverse effect in high
frequency operation. Therefore, a small high-frequency inductor
can be modeled as an impedance network as shown in Fig. 1(b).
The SRF of the inductor is
SRF = 1
2π
√
LSCP
(1)
where LS and CP are the inductance and self-capacitance of
the inductor, respectively. RS represents the resistance of the
winding. The calculation for the required radius and the number
of turns for a given inductance of the winding can be found
in [22] and [23].
The self-capacitance of an inductor is equal to the summation
of parasitic capacitance between the turns of a winding and
their surrounding materials (e.g., circuit board, core, and EM
shields). Fig. 2 shows the coupling paths of four metallic tracks
between a dielectric laminate of a 4-turn double-layer printed
spiral winding inductor without EM shields.
Assume that the potential distribution is proportional to the
lengths of the metallic tracks. The electrical energy Eij associ-
ated with any two metallic tracks and the total electrical energy
Etotal associated with this structure can be expressed by (2) and
(3), respectively. The variable VA is the beginning potential dif-
ference between two metallic tracks, VB is the ending potential
difference, Cij is the low frequency per unit length capacitance
between the two metal surfaces and l is the length of the two
Fig. 3. (a) Traditional winding method and (b) alternating winding method
for the double-layer printed spiral winding inductor.
metallic tracks. The detailed derivation of (2) is provided in the
Appendix.
Eij =
1
6
Cij lij
[
V 2A.ij + VA,ijVB ,ij + V
2
B,ij
] (2)
Etotal =
1
2
N∑
i=1
N∑
j=1
Eij . (3)
The low frequency per unit length capacitance Cij can be pre-
cisely predicted either by finite element analysis simulation [19]
or by theoretical static electric field calculation [20], [21]. Gen-
erally, the metallic track width is much larger than the spacing
and thickness of the dielectric laminate in the planar magnetic
design. Thus, the associated electrical energy between the tracks
on the opposite sides of the dielectric laminate are the most
significant terms in (3), i.e., E13 and E24 in Fig. 2. The self-
capacitance of the inductor is
CS =
2Etotal
V 2L
(4)
where VL is the voltage applied to the inductor.
III. DOUBLE-LAYER PRINTED SPIRAL WINDING INDUCTOR
A. Traditional and Alternating Winding Methods
Fig. 3(a) and (b) illustrates the traditional and alternating
winding methods for a double-layer printed spiral winding in-
ductor. The traditional winding method starts the winding from
the outermost loop of the first layer. After completing the in-
nermost loop on the first layer, it crosses the dielectric laminate
to the second layer through a via hole. Then, the second layer
winding will spiral from the centre to the outermost loop. Due to
the relatively large potential difference and long track length on
the outer loops, the parasitic capacitance of this winding method
is high and the SRF is low.
The alternating winding method is similar to the multisec-
tion winding technique that has been adopted in the traditional
bobbin-type core-based inductors or transformers. The objec-
tive is to reduce the potential difference of the two adjacent
conductors resulting in low parasitic capacitance. For a double-
layer alternating spiral winding inductor design, the winding
alternates between the dielectric laminate for each successive
loop. Each alternating cycle can be considered as one section.
Therefore, a single winding with N turns can be split into (N/2)
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Fig. 4. (a) Averaged voltage profile and (b) energy profile of the double-layer
16-turn printed spiral winding inductor using the traditional winding method.
sections in a double-layer configuration. In this way, the num-
ber of turns and the footprint area are the same as the traditional
winding method. Therefore, it is expected that their inductance
values should be similar (see, e.g., [17], [18]).
B. Voltage and Electrical Energy Profiles
To illustrate the capacitive coupling effect of the two different
winding methods, two 16-turn double-layer printed spiral wind-
ing inductors have been selected. The dimensional parameters
are reported in Section V. Assume that the inductors are con-
nected to ±1 V. The voltage gradient along the winding can be
calculated by a linear drop of voltage with length of metal track.
The voltage profiles of the two winding methods are shown in
Figs. 4(a) and 5(b), respectively. Their associated electrical en-
ergy between the tracks on the opposite sides of the dielectric
laminate can be plotted as shown in Figs. 4(b) and 5(b), respec-
tively. For each layer, we label the outermost loop as the first
loop and the innermost as the eighth loop. It is important to
note that the electrical potential difference between the tracks
on the opposite sides of the dielectric laminate in the alternating
winding method [see Fig. 5(a)] is much smaller than that in the
traditional winding method [see Fig. 4(a)]. In Fig. 5(b), the as-
sociated electrical energy between the dielectric laminate (first
layer to second layer) has been reduced substantially.
Fig. 5. (a) Averaged voltage profile and (b) energy profile of the double-layer
16-turn printed spiral winding inductor using the alternating winding method.
IV. MULTILAYER PRINTED SPIRAL WINDING INDUCTOR
A. Traditional, Alternating, and Partial Alternating
Winding Methods
Fig. 6(a)–(c) illustrates three winding methods for a four-
layer printed spiral winding inductor namely the traditional,
alternating, and partial alternating methods. Multilayer configu-
ration can be considered with several double-layer PCBs being
stacked and connected together. The detailed winding arrange-
ments and turns sequence of three winding methods are shown
in Fig. 7. The numerical index on the conductors denotes the
winding sequence. N is the total number of turns of the wind-
ing. The proposed partial alternating winding method divides
the winding into two sections: 1) the alternating section and
2) the traditional section. The outer loops of the spiral are alter-
nating to reduce the parasitic capacitance. The inner loops that
have a relatively small effect on the parasitic capacitance will be
wound in a traditional manner to balance the potential difference
on each dielectric laminate. As the outer loops have the longer
track length than inner loops, the interconnection between the
second and the third layer can be connected at outermost loops
to minimize their potential difference. M is the number of
turns in the alternating section of the partial alternating winding
method.
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Fig. 6. Four-layer printed spiral winding inductor: (a) traditional winding
method, (b) alternating winding method, and (c) partial alternating winding
method.
Fig. 7. Detailed winding arrangement of a four-layer printed spiral winding
inductor: (a) traditional winding method, (b) alternating winding method, and
(c) partial alternating winding method.
B. Voltage and Electrical Energy Profiles
A 32-turn four-layer printed spiral winding inductor has been
selected. The voltage profile and the associated electrical energy
profiles of the three winding methods can be plotted as shown
in Figs. 8–10. A comparison between Fig. 8(b) and Fig. 9(b)
shows that the associated electrical energy in the first layer
Fig. 8. (a) Averaged voltage profile and (b) energy profile of a four-layer
32-turn printed spiral winding inductor using the traditional winding method.
to the second layer and the third layer to the fourth layer has
been reduced by the alternating winding method. However, it
is important to note that the energy value has been increased
in the second layer to the third layer when compared with the
traditional winding method. This is due to the potential divider
effect of the reduced potential difference in the first layer to the
second layer and the third layer to the fourth layer as shown
in Figs. 8(a) and 9(a). In Fig. 10, the new partial alternating
winding method shows a well balance of stored energy in layers
and with reduced number of via holes.
C. Optimal Number of Alternating Turns
It is important to determine the optimal number of turns that
have to be alternating, so that an improved component can be
obtained by thoughtfully balancing the electrical energy. The
first step in the optimization is to assume a value M for the
number of turns in the alternating section. M should be a mul-
tiple of the number of layers. A good value to start with is
the turns number close to that formed by half of total winding
length. The next step is to generate the voltage profiles VA,ij and
VB,ij of the metallic tracks according to the winding sequence
and the length of individual loop. The summations of associ-
ated electrical energy in the alternating winding section Ealt ,
the traditional winding section Etrad , and the boundary section
Ebound are expressed by (5)–(7). A synthesis procedure can
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Fig. 9. (a) Averaged voltage profile and (b) energy profile of a four-layer
32-turn printed spiral winding inductor using the alternating winding method.
be implemented using MATLAB [27]. The associated electrical
energy of different M values can be calculated as
Ealt =
1
2
M∑
i=1
M∑
j=1
Eij (5)
Etrad =
1
2
N∑
i=M
N∑
j=M
Eij (6)
Etotal = Ealt + Etrad + Ebound . (7)
The selected 32-turn four-layer printed spiral winding in-
ductor is used to illustrate the change of associated electrical
energy with different numbers of M value. The plot of the asso-
ciated electrical energy of the alternating winding section Ealt ,
the traditional winding section Etrad , and the boundary section
Ebound for different number of M are shown in Fig. 11. The
plot of the total associated electrical energy for different num-
bers of M is shown in Fig. 12. It can be seen that a good energy
balance is achieved between the alternating winding section and
the traditional winding section when M is equal to 12.
V. PRACTICAL VERIFICATION
Prototypes have been built to verify the characteristics of
these three winding methods. The inductor has 8 turns on each
layer and the dimensional parameters are outer radius Rout =
21.4 mm, dielectric laminate thickness z = 0.2 mm, metal track
Fig. 10. (a) Averaged voltage profile and (b) energy profile of a four-layer
32-turn printed spiral winding inductor using the partial alternating winding
method.
Fig. 11. Plot of the electrical energy Ealt , Etrad , and Ebound with different
number of M .
width w = 1.3 mm, thickness h = 70 μm, and clearance s =
0.3 mm. The PCB is made of FR-4 material with permittivity
of 4.4. Fig. 13 illustrates the dimensional parameters in the half
R–Z plane. The central windings will be removed to reduce the
eddy currents losses because they have a small contribution to
the inductance but have adverse effects (increased resistance) on
the inductor quality. The via hole diameter is 0.5 mm so that the
conducting area is closed to the metallic track width. In order to
keep the same footprint area of the inductors, track narrowing
at the interconnection points is necessary for placing the via
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Fig. 12. Plot of the total associated electrical energy Etota l with different
number of M .
Fig. 13. Dimensional parameters of the printed spiral winding in the half R–Z
plane.
Fig. 14. (a) Photograph of the track narrowing at the interconnection points
for placing the via hole in partial alternating winding methods. (b) Photograph
of the printed spiral winding covered by EM shields.
hole in alternating and partial alternating winding methods [see
Fig. 14(a)]. The calculated inductance and self-capacitance of
the double-layer and four-layer printed spiral inductors with 8
turns on each layer are summarized in Table I. According to
the calculation from Section IV-C, M = 12 is chosen for the
optimal number of alternating turns in the partial alternating
winding method.
The impedance of the inductors is measured by Agilent 4294:
A precision impedance analyzer. Data points are recorded from
TABLE I
CALCULATED INDUCTANCE AND SELF-CAPACITANCE OF THE PRINTED SPIRAL
WINDING INDUCTOR USING THE TRADITIONAL, ALTERNATING, AND PARTIAL
ALTERNATING WINDING METHODS
40 Hz to 50 MHz. The inductance, self-capacitance and ESR
are determined by the SRF and impedance curve [28].
VI. DISCUSSION
A. Impedance Characteristics
The frequency responses of the impedance |Z| and ESR of
the double-layer printed spiral inductor prototypes from 10 kHz
to 50 MHz are plotted in Fig. 15(a) and (b), respectively. The re-
sult shows that the inductor using the traditional winding method
will resonate and lose its inductive effect at 5.53 MHz. The in-
ductor using the alternating winding method can be operated
up to 27.41 MHz. This result indicates that the parasitic capaci-
tance in the winding is relatively small. Fig. 16(a) and (b) show
the detailed frequency responses from 1 MHz to 10 MHz. It
is clear that the inductor using the alternating winding method
has a wide frequency response. The impedance |Z| appears as
a straight line against the frequency. The measurement results
also show that the ESR of the inductor using the alternating
winding method is smaller than that using the traditional wind-
ing method. It is evident that the extra resistance due to via
holes and track narrowing (for connecting the layers) is rela-
tively small when compared with the ESR of the winding in
high frequency.
The measured frequency responses of the four-layer printed
spiral winding inductors using the three winding methods are
shown in Fig. 17. It should be noted that the SRF of the in-
ductor using the proposed partial alternating winding method is
6.58 MHz, whilst those of the traditional and alternating wind-
ing methods are only about 3.54 MHz and 3.93 MHz, respec-
tively. The detailed impedance and ESR from 1 MHz to 3 MHz
are plotted in Fig. 18. The inductors using the traditional and
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Fig. 15. Measured frequency response of the double-layer printed spiral in-
ductor using the traditional and alternating winding methods. (a) Impedance
from 10 kHz to 50 MHz in log scale and (b) equivalent series resistance.
Fig. 16. Measured frequency response of the double-layer printed spiral in-
ductor using the traditional and alternating winding methods. (a) Impedance
from 1 MHz to 10 MHz in log scale and (b) equivalent series resistance.
Fig. 17. Measured frequency response of the four-layer printed spiral induc-
tor using the traditional, alternating, and partial alternating winding methods.
(a) Impedance from 10 kHz to 10 MHz in log scale and (b) equivalent series
resistance.
alternating winding methods only have linear impedances in the
low frequency range less than 750 kHz. The use of the partial al-
ternating winding method can improve the frequency response
up to 2 MHz. Fig. 18(b) shows that the inductor using the
alternating winding method has the lowest ESR at frequency
less than 1 MHz. While the ESR of the traditional and par-
tial alternating winding methods are similar in low frequency
(<1 MHz), a substantial improvement by using the partial al-
ternating winding method can be observed when the frequency
is beyond 2 MHz. The influence of the interconnections and
the track width on the dc resistance of the spiral winding has
been discussed in [23]. Therefore, further studies in the effect
of the ESR, the ac winding resistance, losses and the Q-factor
by different winding methods or reorganizing the turn-to-turn
configurations for the printed spiral winding are needed. As a
result, the design guideline for a low ESR and wide operating
frequency planar inductor can be formulated. An optimal de-
sign approach for a given inductor size and inductance can be
obtained.
B. Equivalent Circuit Model
Table II shows a comparison of the inductors using the equiv-
alent circuit model. The calculated and measured parameters
are in very good agreement. It is confirmed that both inductors
have similar inductances and ESR values in the low-frequency
range. The small variations in the inductance and ESR val-
ues come from the different geometrics layout, layer-to-layer
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Fig. 18. Measured frequency response of the four-layer printed spiral induc-
tor using the traditional, alternating, and partial alternating winding methods.
(a) Impedance from 1 MHz to 3 MHz. (b) Equivalent series resistance.
interconnections and PCB manufacturing process used. The
self-capacitance of the double-layer printed spiral inductor using
alternating winding methods is greatly reduced from 94.13 pF
to 3.90 pF. The proposed partial alternating winding method is
found to be more effective in reducing the self-capacitance than
the other two types of winding methods in multilayer config-
uration. Thus, the bandwidth of the inductor using the partial
alternating winding method has an improvement of 1.8 times
better than that using the traditional winding method. Elemen-
tary phasor circuit analysis of the inductor equivalent circuit
model shows that the measured impedance can be expressed
by (8).
Z =
RS
(1− ω2LSCP )2 + ω2C2P R2S
+ j
ωLP
(
1− ω2LSCP − (CP R2S /LS )
)
(1− ω2LSCP )2 + ω2C2P R2S
. (8)
The ESR is the real part of the measured impedance. The
measured ESR is equal to the winding resistance when the in-
ductor has a low self-capacitance CP value. The reduction of
the parasitic capacitance in the winding not only increases the
operating frequency bandwidth of the inductor, but also reduces
the ESR of the inductor. Thus, the quality of the inductor at high
frequency has been improved.
TABLE II
COMPARISON OF THE TRADITIONAL, ALTERNATING, AND PARTIAL
ALTERNATING WINDING METHODS FOR PRINTED SPIRAL WINDING INDUCTORS
C. Inductor With Nearby Ferromagnetic Components
Measurements have been carried out on the inductors with
EM shields to evaluate the coupling effect between the wind-
ings and nearby shielding materials. The impedance and ESR
of the inductors are recorded. Two pieces of double-layer EM
shields consisting of 3F4 soft-magnetic and conductive plates
have been used for the experiments [24]. The distances of the
printed spiral winding from the top and bottom EM shields are
both 0.4 mm. Table II shows that the inductance has been in-
creased by the magnetic substrate. Consequently, the SRF is
reduced. The high ESR value is due to the increased inductance
and ac resistance in the winding. The nonuniform current dis-
tribution in the conductors due to skin and proximity effects
have been discussed in [23]–[25]. It is important to note that the
self-capacitance with and without EM shields are similar (the
difference is less than 3 pF). This indicates that the electric cou-
pling effect between the winding and EM shields is negligible.
Thus, the frequency response of a printed spiral winding induc-
tor is mainly relied on the winding configurations. The reduction
of the self-capacitance of the inductor to improve the frequency
bandwidth and reduce ESR in the winding for a printed spiral
winding inductor is confirmed again.
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Fig. 19. Representation of two metal surfaces for winding self-capacitance
calculation.
VII. CONCLUSION
In this paper, three winding methods for the multilayer printed
spiral winding inductors have been studied. In double-layer
design, the alternating winding method greatly reduces (over
20 times in the example) the self-capacitance of the inductor.
The operating frequency bandwidth and the Q-factor (in the
megahertz frequency range) of the inductor are substantially im-
proved. In the multilayer design, the proposed partial alternating
winding method combines the advantageous features of the tra-
ditional and alternating winding methods. The self-capacitance
of the inductor can be reduced by alternating some of the outer
loops metallic tracks. This method can be used to balance the
electric field energy distributions in the winding. As a result,
an optimal device can be obtained. The general procedure for
the optimal number of alternating loops has been described.
The frequency responses of three winding methods have been
validated by using double-layer 16-turn and four-layer 32-turn
devices. The proposed idea can be applied to planar inductors
or transformers for high-frequency operations.
APPENDIX
The following procedure provides the derivation of (1). The
detail derivation of self-capacitance due to winding layers and
various arrangements is described in [26].
Consider Fig. 19; assuming a linear potential distribution of
two surfaces, the potential difference ΔV at the element dx is
ΔV = VA + (VB − VA ) x
l
(A1)
where VA is the potential difference between two metal surfaces
at x = 0, VB is the potential difference at x = l, l is the length
of the two metal surfaces. The associated electrical energy is
dW =
1
2
C
[
VA + (VB − VA ) x
l
]2
dx (A2)
where C is the low frequency per unit length capacitance be-
tween the two metal surfaces.
Integrating over the surface, total energy is
W =
1
6
Cl
[
V 2A + VAVB + V
2
B
]
. (A3)
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